IR2277S/IR2177S (PbF)
1
Device Description
A residual offset can be read in PO duty cycle
according to V POs (see Static electrical
characteristics).
1.1 SYNC input
Sync input clocks the whole device. In order to
make the device work properly it must be
synchronous with the triangular PWM carrier as
shown in Figure 8.
SYNC pin is internally pulled-down (10 k ? ) to V SS .
1.2 PWM Output (PO)
PWM output is an open collector output (active low).
It must be pulled-up to proper supply with an
external resistor (suggested value between 500 ?
and 10k ? ).
According to
Figure 8, it can be assumed that odd cycles are
represented by SYNC at high level (let’s name
channel 1 the output related to this state of SYNC)
and even cycles represented by SYNC at low level
(channel 2).
The two channels are independent in order to
provide the correct duty cycle value of PO even for
non-50% duty cycle of SYNC signal. Small variation
of SYNC duty cycle are then allowed and
automatically corrected when calculating the duty
cycle using Eq. 1 .
Supply
τ
However, channel 1 and channel 2 can have a
difference in offset value which is specified in
? V POS (see Static electrical characteristics).
To implement a correct offset compensation of PO
V low
Figure 7: PO rising and falling slopes
PO pull-up resistor determines the rising slope of
the PO output and the lower value of PO as shown
in Figure 7, where τ = RC , C is the total PO pin
capacitance and R is the pull-up resistance.
duty cycle and analog OUT, each channel must be
compensated separately.
1.3 Over Current output (OC)
OC output is an open drain pin (active low).
A simplified block diagram of the over current circuit
is shown in the
Figure 9.
V low
= Supply ?
R on
R on + R pull ? up
Over current is detected when | V in |=|V inp -V inm |>V OCth .
If an event of over current lasts longer than t dOCon ,
OC pin is forced to V SS and remains latched until
PO is externally forced low for at least t OCoff (see
D n =
where R on is the internal open collector resistance
and R pull-up is the external pull-up resistance.
PO duty cycle is defined for active low logic by the
following formula:
T off _ cycle _ n + 1
Eq. 1
T cycle _ n
PO duty cycle ( D n ) swings between 10% and 30%.
Zero input voltage corresponds to 20% duty cycle.
11
timing on Figure 4). During an over current event
(OC is low), PO is off (pulled-up by external
resistor).
If OC is reset by PO and over current is still active,
OC pin will be forced low again by the next edge of
SYNC signal.
To reset OC state PO must be forced to V SS for at
least T OCoff .
? Autoreset function
The autoreset function consists in clearing
automatically the OC fault.
To enable the autoreset function, simply short
circuit the OC pin with the PO pin.
www.irf.com
相关PDF资料
IRDC2085S-DF BOARD EVAL CONV DC BUS W/IRF6603
IRDC3038 KIT W/IRU3038 PWM CTRL DDR 14-PI
IRDC3039 BOARD EVAL CTRLR PWM W/IRU3039
IRDC3046 KIT W/IRU3046 DUAL PWM LDO CTRLR
IRDC3048 KIT W/IRU3048 DUAL PWM LDO CTRLR
IRDC3055 KIT W/IRU3055 5BIT 3PH BUCK CTRL
IRDC3073 PWM CONTROLLER DESIGN KIT
IRDC3137 KIT REFERENCE DESIGN W/IRU3137
相关代理商/技术参数
IRCW0805LF031002BR1 制造商:TT Electronics / IRC 功能描述:
IRCW0805R033482BR1 制造商:TT Electronics / IRC 功能描述:
IRCW1206R031210BR1 制造商:TT Electronics / IRC 功能描述:
IRCWCR0603000ZPI 制造商:MAJOR 功能描述:
IRCZ24 制造商:IRF 制造商全称:International Rectifier 功能描述:Power MOSFET(Vdss=55V, Rds(on)=0.040ohm, Id=26A)
IRCZ24-007 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 60V V(BR)DSS | 16A I(D) | TO-220VAR
IRCZ24-008 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 60V V(BR)DSS | 16A I(D) | TO-220VAR
IRCZ24PBF 功能描述:MOSFET N-Chan 55V 26 Amp RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube